PROGRAM ANNOUNCEMENT!

You are cordially invited to participate in the 2005 Integrated Reliability Workshop. It provides a unique environment for envisioning, developing, and sharing reliability technology for present and future semiconductor applications. Here you will closely interact with your peers at moderated discussion groups, open poster sessions, technical presentations, and special interest groups. All Workshop activities take place in a relaxed and rustic setting that promotes an atmosphere of interactive learning and helpful discussions. You should come away from the workshop intellectually stimulated and with new and refreshed contacts with colleagues.

MAJOR TECHNICAL THEMES

As the industry aggressively scales towards the limits of materials, reliability is becoming more important than ever, in some areas potentially limiting future performance gains. The Integrated Reliability Workshop deals with a wide and well-balanced spectrum of pressing reliability challenges, preparing attendees for reliability problems at hand as well as those to come. The focus points reflected by this year’s program include standard and new gate dielectrics and their reliability impact, NBTI, interconnect, device, and product reliability.

This year’s workshop features nine tutorials by world leading experts. Topics include high-k and thin oxide reliability, interconnect reliability, flash memory reliability, reliability statistics, radiation reliability, product reliability, and NBTI. Eight tutorials will be presented in two parallel sessions on Monday afternoon. A ninth tutorial will be presented on Tuesday afternoon. Tutorial abstracts appear in this announcement.

Our keynote, on Tuesday morning, picks up on another important theme: “Status and Future Trends in Technology Reliability: Balancing Technical Challenges and Affordability” - presented by Dr. Erwin Hammerl, Senior Director of Reliability Methodology, Infineon Technologies

Keynote: Technology Reliability: Balancing Technical Challenges & Affordability—Dr. Erwin Hammerl, Sr. Director of Reliability Methodology, Infineon Technologies

Group Discussions
- Gate Oxide / High-k Reliability
- NBTI
- Interconnect Reliability
- Product/Circuit Reliability
- 9 Tutorials
- Intrinsic Limitations High-k Rel.
- Flash Memory Reliability
- Prod Rel.: 90 nm CMOS & Beyond
- Design-in Rad. Rel. at Comm.Foundries
- Design-in Rel.– Emphasis on NBTI
- Reliability Statistics
- Back End Reliability
- MEMS Reliability
- Micro Breakdown to Hard Breakdown—Artifact to Destructive Failure?
- 22 Technical Presentations on:
- Interconnect Reliability
- Ultra-Thin Oxides / High-k Reliability
- NBTI
- Device/Circuit/Product Reliability
- 16 Referred Posters + Open Posters
- Special Interest Groups
KEYNOTE

STATUS AND FUTURE TRENDS IN TECHNOLOGY RELIABILITY: BALANCING TECHNICAL CHALLENGES AND AFFORDABILITY
Dr. Erwin Hammerl, Senior Director of Reliability Methodology, Infineon Technologies AG, Munich, Germany

The ever increasing complexity and performance of semiconductor products in combination with continuous feature size scaling imposes many new reliability challenges (reliability per transistor or per length of interconnect; increasing power and electrical fields, etc.). In addition substantial technology changes for the upcoming technology nodes like introduction of new materials, processes, devices and packaging techniques require many additional reliability engineering efforts.

Cost of technology development and qualification as well as time to market will be more challenging. Consumer, industrial and automotive applications (‘zero defects’) with diverging reliability requirements (environmental parameters, accepted failure rates, required life times) are all under cost constraints. Cost optimization requires more accurate lifetime models and new reliability methods, e.g. design for reliability. In this presentation the most critical current and future reliability topics will be highlighted. Levers for reliability cost limitation in technology development and levers for fast time to market, as well as levers for cost efficient reliability monitoring in manufacturing will be discussed.

Tutorials

Chair: Sylvie Bruyere, STMicroelectronics

FROM MICRO BREAKDOWN TO HARD BREAKDOWN - FROM ARTIFACT TO DESTRUCTIVE FAILURE?
Robin Degraeve, IMEC
Tutorial A1, Monday, 1:30-2:30 p.m. (Angora Room)

When a constant voltage stress is applied to a thin (< 10 nm) oxide layer many degradation phenomena are observed: hard breakdown, analog and digital soft breakdown, micro breakdown, progressive breakdown, stress-induced leakage current, anomalous stress-induced leakage current, etc. All of these have in common that they are localized stress-induced leakage paths involving electrical trap centers in the bulk of the oxide, but different names are in use depending on the magnitude of the leakage current or on the application where they are typically measured. Some of these stress-induced leakage paths can be negligible artifacts for one application while they are showstoppers for another application. This tutorial aims at presenting a comprehensive overview of all these dielectric breakdown phenomena, explaining their origin and showing what test methods and structures are needed to observe and study them. Examples will be presented on SiO₂, SiON and some high-k dielectrics.

MEMS RELIABILITY
Danelle Tanner, Sandra National Labs
Tutorial B1, Monday, 1:30-2:30 p.m. (Cathedral Room)

The main thrust in any reliability work is identifying failure modes and mechanisms. This is especially true for the new technology of MicroElectroMechanical Systems (MEMS). This tutorial will include a brief review of MEMS fabrication methods and identify some commercial products. We describe some of the methods developed to measure materials parameters and surface properties to characterize MEMS devices. Our reliability methodology employs statistical characterization and testing to help us identify dominant failure modes. We strive to determine the root cause of each failure mode and to gain a fundamental (science-based) understanding of that mechanism. The development of predictive models follows from this science-based understanding. A reliability model for wear in a MEMS application with contacting surfaces is presented.

INTRINSIC LIMITATIONS ON THE PERFORMANCE AND RELIABILITY OF HIGH-K GATE DIELECTRICS FOR ADVANCED ELECTRONIC DEVICES
Gerry Lucovsky, NC State
Tutorial A2, Monday, 2:30-3:30 p.m. (Angora Room)

Three different types of high-k thin film oxides have been considered as alternative/replacement gate dielectrics for advanced Si devices for CMOS applications. These are: 1) elemental transition metal/trivalent lanthanide rare earth oxides, with the leading candidate being HfO₂, ii) transition metal silicate and aluminate alloys, with the leading candidate being nitrided Hf silicates, and iii) transition metal/rare earth complex oxides, with one of the leading candidates being La aluminate, LaAlO₃. Each of these high-k oxide dielectrics is qualitatively different than thermally-grown SiO₂ and/or Si oxynitride alloys that are currently integrated into state-of-the-art CMOS devices, and integrated circuits. This tutorial will address fundamental differences between i) the electronic structure of band edge states in these three different classes of high-k dielectrics with respect to the corresponding band edge states in SiO₂ and Si oxynitride alloys, and ii) thin film stability as it relates to chemical phase separation and/or crystallization of the transition metal silicate and nitrided silicate alloys that occurs at the temperatures required for process integration of CMOS devices and integrated circuits/systems.

The intrinsic properties of the candidate high-k alternative gate dielectrics identified above impact primarily on device performance, but are also important with respect to i) process integration, including latitude and yield, and ii) accelerated device testing for projecting device lifetimes such as, for example, the projected time to device and circuit breakdown and failure.

RELIABILITY ENGINEERING TOOLS: BOOTSTRAPPING AND EXTREME VALUE STATISTICS
Larry Stout, Idaho State Univ.
Tutorial B2, Monday, 2:30-3:30 p.m. (Cathedral Room)

This tutorial will provide practical information on two techniques that are of use to anyone doing statistical data analysis and making statistical inferences. Reliability engineers often base their decisions on fitting lifetime data to a particular type of distribution (e.g. lognormal, exponential, Weibull). Statistical bootstrapping is a tool that allows us to explore data and make useful inferences (e.g. mean, confidence intervals) about it without the need for assuming that the data is from a particular underlying distribution.

To bootstrap a statistic (e.g. the sample mean), we draw for example 1000 random resamples with replacement from the original sample data, calculate the statistic of interest (sample mean) for each resample, then estimate the overall sample mean by taking the average of all the 1000 resampled means. Inferences about our statistic can then be made by inspecting the resulting bootstrap distribution of our 1000 resampled values of the statistic of interest.

The key idea here is that the bootstrap distribution approximates the sampling distribution of the statistic and we use it as a way to estimate the variation in a statistic based on the original data.

The second topic of discussion in this tutorial will be an introduction to extreme value statistics. Extreme values statistics have proven useful in ocean engineering (e.g. highest wave height), meteorology (highest amount of rainfall, maximum wind speed), and in investigating fatigue strength and corrosion. Here the focus is on the extremes of a measured parameter instead of the typical focus on centralized tendencies such as the mean or median. I believe that they could also prove useful in exploring electrical reliability issues such as the highest (lowest) use temperature for a metal line, maximum use current flow through a specific device, or the highest use voltage across a capacitor.

FLASH MEMORY RELIABILITY
Alberto Modelli and Angelo Visconti, ST Microelectronics
Tutorial C1, Monday, 4:00-5:00 p.m. (Angora Room)

Memory reliability is a key issue of flash technology. The continuous trend to increase the storage density is driving the technology close to its physical limits and new reliability challenges are met. The tutorial will discuss the failure mechanisms limiting memory endurance and data retention. Reference will be done to the two mainstream flash technologies, considering a floating-gate cell in a NOR- or NAND-type memory array. The first part of the tutorial is dedicated to failure modes related to the intrinsic cell behavior. Classical data loss mechanisms and the degradation of the oxide properties caused by high-field tunneling or channel hot electron injection will be examined. The second part deals with single-cell failures, in particular low-tempory data loss after program/erase cycling, which can be ascribed to tunnel oxide defects. The nature of the leakage current and its relation to the Stress-Induced Leakage Current observed in large area capacitors will be discussed. Design solutions to solve or, at least, ease this issue will be considered.

RADIATION HARDENED CMOS AT COMMERCIAL FOUNDRIES: RADIATION ENVIRONMENTS & TECHNIQUES TO MITIGATE RADIATION EFFECTS
Ron Lacoe, Aerospace Corp.
Tutorial D1, Monday, 4:00-5:00 p.m. (Cathedral Room)

Recently, a novel approach for fabricating radiation-hardened components at commercial CMOS foundries (as opposed to specialized foundries) has been developed. In this approach, radiation hardness is designed into the component using non-standard transistor topologies, the addition of guard rings and the application of novel circuit techniques. This presentation will begin with a description of the space and terrestrial radiation environments, followed by a discussion on the effects of different radiation sources on CMOS technologies. This will include a discussion on total-ionizing dose, single-event upsets, single-event latchup and single-event transient radiation effects. Specific non-standard transistor topologies and the application of guard bands to mitigate total dose effects will be discussed. Circuit approaches to mitigating single-event effects will also be presented. The application of these design approaches does not come without area and performance penalties, which will be quantified as part of this presentation.

DESIGN-IN RELIABILITY WITH EMPHASIS ON NBTI
Chittoor Parthasarathy, ST Alliance
Tutorial C2, Monday, 5:00-6:00 p.m. (Angora Room)

The advent of NBTI (Negative Bias Temperature Instability) as a prominent degradation mechanism and a host of other factors - diverse offerings from a
MONDAY, October 17
Please have lunch before arriving at the camp; no lunch will be served at the camp.

1:00 – 6:00 p.m. Registration (Lodge Lounge): Pick up badges & handout; sign up for discussion groups and SIGs; prepare posters
1:00 – 8:00 p.m. Lodge check-in. Get room assignment (prearranged) & room key, with lodge area map and information.
(If physically challenged please notify desk of special needs.)
1:30 – 3:30 p.m. Tutorials (parallel sessions A & B, see abstracts)

<table>
<thead>
<tr>
<th>Angora Rm.</th>
<th>Cathedral Rm.</th>
</tr>
</thead>
<tbody>
<tr>
<td>1:30–2:30</td>
<td>B1: MEMS</td>
</tr>
<tr>
<td>2:30–3:30</td>
<td>B2: Statistics</td>
</tr>
</tbody>
</table>

3:30 – 4:00 p.m. Break (poster preparation)
4:00 – 6:00 p.m. Tutorials (parallel sessions C & D, see abstracts)

6:15 – 7:30 p.m. DINNER, (Dining Room) authors: dine with your session chair
7:30 – 7:40 p.m. Announcements, DGs, SIGs (Cathedral Room)
7:40 – 10:00 p.m. Poster Session & Mixer (Cathedral Room)

TUESDAY, October 18
7:00 – 8:00 a.m. BREAKFAST (Dining Room)
8:15 – 8:30 a.m. Welcome & Introduction: Rolf Vollertsen, General Chair
8:30 – 9:30 a.m. Keynote: Status and Future Trends in Technology Reliability: Balancing Technical Challenges and Affordability—
Dr. Erwin Hammerl, Director of Reliability Methodology, Infineon Technologies
9:30 – 9:50 a.m. Break
9:50 – 11:30 a.m. SESSION #1: NBTI, Chairs: John Conley, Sharp Labs and Guillaume Ribes, STMicroelectronics / IMEP/ENSERG
1.1 Observations of NBTI-induced atomic scale defects—J.P. Campbell, P.M. Lenahan, Penn State Univ, A.T. Krishnan, S. Krishnan, Texas Inst.
1.2 Single-hole detrapping events in pMOSFETs NBTI degradation—V. Huard, Philips Semiconductors, M. Denais, C.R. Parthasarathy, STMicroelectronics
1.3 Combined effect of NBTI and channel hot carrier effects in pMOSFETs—C. Guerin, V. Huard, M. Denais, F. Perrier, STMicroelectronics, Philips Semiconductors
1.4 NBTI in SOI MOSFETs with nitrogen in the gate oxide—S.T. Liu, D.E. Ioannou, D.P. Ioannou, M. Flanery, H.L. Hughes
3 Honeywell Defense & Space Elect. Syst., George Mason Univ., Naval Research Laboratory
11:30 – 12:00 p.m. Group Picture
12:00 – 1:00 p.m. LUNCH, Dining Room

1:00 – 3:05 p.m SESSION #2: Cu / LOW-k I, Chairs: Harry Schafft, NIST and Peter O’Shea, PMC Sierra
T.E TUTORIAL E: Back-end reliability—Glenn Alers, Novellus
2.1 Via depletion electromigration in copper interconnects—C. Christiansen, B. Li, J. Gill, R. Filippi, M. Angyal, IBM
2.2 Blech effect in dual damascene copper-low k interconnects—D. Ney, X. Federspiel, V. Girault, O. Thomas, P. Gergaud, STMicroelectronics, Philips Semiconductors, TECSE
3:05 – 3:25 p.m. Break
3:25 – 5:05 p.m. SESSION #3: Cu / LOW-k II, Chairs: Glenn Alers, Novellus and Tim Sullivan, IBM
3.3 Impact of moisture on porous low-k reliability—J. Michelon, R.J.O.M. Hoofman, Philips Research Leuven
3.4 Effect of moisture on the Time Dependent Dielectric Breakdown (TDBB) behavior of and ultra-low-k (ULK) dielectric—J.R. Lloyd, T.M. Shaw, E. Liniger, IBM Thomas J. Watson Research Center
5:05 – 6:00 p.m. Mixer & Poster Session
6:00 – 7:30 p.m. DINNER, Dining Room
7:30 – 9:00 p.m. Discussion Groups, Chair: Yvonne Nelson, Qualcomm
90 min parallel sessions, attendees are to participate in one of the groups:
1. NBTI
2. Interconnect
3. Gate Oxide / High-k
4. Product/Circuit
9:00 – 10:30 p.m. Individual SIG Meetings (to be announced at camp)

WEDNESDAY, October 19
7:00 – 8:00 a.m. BREAKFAST (Dining Room)
8:00 – 8:15 a.m. Announcements, (Angora Room)
SESSION #4: DIELECTRICS AND HOT CARRIERS, Chairs: Bill Knowlton, Boise State Univ. and John Suehle, NIST
4.1 Voltage acceleration of oxide breakdown in the sub-10nm Fowler-Nordheim and direct tunneling regime—R. Duschi, R.P. Vollertsen, Infineon Technologies
4.2 Design for ASIC reliability for low temperature applications—Y. Chen, M. Mojaradi, L. Westgardar1, C. Billman1, S. Cozy, G. Burke, E. Kolawa, JPL 1AMI Semiconductors
4.3 Lifetime prediction of ultra-thin gate oxide PMOSFETs submitted to hot hole injection—T. Di Gilio, A. Bravai, L2MP/ISEN
4.4 A new degradation mode for advanced heterojunction bipolar transistors under reverse bias stress—M. Ruat, R. Angers, N. Revil, STMicroelectronics, G. Ghiaudo, G. Panaanakis, IMEP/ENSERg

10:10 – 10:30 a.m. Break
10:30 – 11:45 a.m. SESSION #5: CIRCUITS AND MEMORY, Chairs: Bill Tonti, IBM and Yuan Chen, Jet Propulsion Lab
5.1 Degradation of rise time in NAND gates using 2.0 nm gate dielectrics—M.L. Ogas, P.M. Price, J.C. Kiepert, R.J. Baker, G. Bersuker1, W.B. Knowlton, Boise State Univ. 1SEMTECH
5.2 Charge retention of silicided and unsilicided floating gates embedded logic nonvolatile memory—B. Wang, H. Nguyen, Impinj
5.3 On intrinsic failure rate of products with error correction—G. Tao, J. Bisschop, S. Nath, Philips Semiconductors

12:00 – 1:30 p.m. LUNCH (Dining Room — Take out Lunch bags available)
1:30 – 5:00 p.m. Open The afternoon is free for discussion, hiking & other recreation
5:00 – 6:00 p.m. Mixer & Poster Session
6:00 – 7:30 p.m. DINNER, Dining Room
7:30 – 9:00 p.m. Discussion Groups, Chair: Yvonne Nelson, Qualcomm
90 min parallel sessions, attendees are to participate in one of the groups:
1. NBTI
2. Gate Oxide / High-k
3. 3 meals (dinner Thursday— lunch Friday)
4. Interconnect
5. Product/Circuit
9:00 – 10:30 p.m. Individual SIG Meetings (to be announced at camp)

THURSDAY, October 20
7:00 – 8:00 a.m. BREAKFAST (Dining Room)
8:15 – 11:45 a.m. SESSION #6: HIGH-k DIELECTRICS, Chairs: Pat Lenahan, Penn State Univ. and Robin Degraeve, IMEC
6.1 Asymmetries in the electrical activity of intrinsic grain-boundary and O-atom vacancy defects in HfO2/ZrO2, and at their interfaces with SiO2: a disabling flaw for CMOS gate dielectric applications—G. Lucovsky, C. Fluton, C. Hinkle, S. Lee, North Carolina State Univ., J. Lining, Stanford Synchrotron Research Center
6.2 Physical origin of V, instabilities in high-k dielectrics and process optimisation—G. Ribes1,2, S. Bruyère1, D. Roy1, C. Parthasarthy1, M. Müller1, M. Denais1-3, V. Huard4, T. Skotnicki1, G. Ghiaudo1 1STMicroelectronics, 1IMEP/ENSERg, 2L2MP/ISEM, 3Philips
6.4 Charge instability in high-k gate stacks with metal and polycrystalline silicon—A. Neugroschel, Univ. of Florida, G. Bersuker, SEMTECH
6.5 Charge trapping dependence on the physical structure of ultra-thin ALD-HfSiON/TiN gate stacks—S.A. Krishnan, M.A. Quevedo-Lopez, R. Choi, P.D. Kirsch, C. Young, R. Harris, J.J. Peterson, H. Li, B.H. Lee, SEMATECH, J.C. Lee, Univ. of Texas at Austin

10:35 – 11:00 a.m. Break (If you haven’t already done so, please check out!)
11:00 – 12:00 p.m. DG Summary / SIG Report / Wrap-up
Noon – 1:20 p.m. LUNCH, (Dining Room) & then the Workshop Ends—Attendees must Leave the Stanford Sierra Camp unless attending JC14.2 meetings.
2:00 p.m. JEDEC 14.2 Committee on Wafer Level Reliability Meeting

2005 IIRW REGISTRATION FORM (Use also for reserving accommodations to EIA/JEDEC Committee JC14.2 meeting, Oct. 20-21)
Meeting registration automatically includes a room reservation.

ADVANCE REGISTRATION FEES

IEEE Member (incl. mem#______)$1045**
NON-IEEE Member .......................... $1145**
IEEE STUDENT** (mem#______)$750**

After 7-Oct-05 add late fee $100
**Includes workshop attendance & handout materials, tutorial attendance, 3 nights lodging (Monday—Wednesday) 8 meals (dinner Monday— lunch Thursday), Final Workshop Report with CD.

EXTRA COPIES of Workshop?
Final Report (printed) Qty.: x $80
Final Report (CD) ... Qty. x $80
Final Report (printed & CD) Qty.: x$130

JC-14.2 Mtg. accommodations*** $250
*** Includes 1 night lodging (Thursday), 3 meals (dinner lunch Friday)

TOTAL REMITTED $_____

No wire transfers Cancellation fees: $50 after Sept. 23; full fee after Oct. 7
A Survey of Product Reliability in 90nm CMOS and Beyond
Andrew Turner, IBM
Tutorial D2, Monday, 5:00-6:00 p.m. (Cathedral Room)

While 90 nm and 45 nm CMOS matures from the lab to the manufacturing floor, the reliability of the product becomes more important as defect densities and degradation mechanisms that affect microprocessors may not be observable in sufficient quantities or magnitude at the macro level. There is a need to understand the interaction between design and manufacturing, as it relates to field reliability, is moving beyond test-site measurements and design simulation alone. Understanding the product reliability and performance metrics through the useful life of the product is imperative. This often requires knowledge of the most sensitive circuits and the mechanisms that are most likely to negatively affect them. Tracking these metrics through an accelerated life stress and evaluating fails is the best bet for successful product qualification.

Back End Reliability—Glenn Alers, Novellus Systems
Tutorial E, Tuesday, 1:00-2:00 p.m. (Angora Room)

As interconnects become responsible for a larger portion of signal delays in advanced circuits the pressure for aggressive scaling will increase. Current densities will increase as dimensions are reduced and stress management will be more critical as the compliance of low-k materials decreases. However, reducing the interconnect dimensions tend to degrade reliability as the critical volume associated with a failure decreases. This talk will review the conflicting requirements for reliability and product performance and the solutions that are being pursued. Several paths are available for improving electromigration including advanced barriers, copper alloy seed layers and metallic cap layers. However, each of these solutions will come at the cost of line resistance, which is already increasing due to increased scattering in small geometries. Stress migration will become a larger concern at small dimensions because both the absolute stress level and stress gradients will increase at smaller geometries. Reducing the density of the inter-level dielectric will exaggerate these problems due to intrinsically lower adhesion energies and an increased diffusivity of copper, water and amine in the dielectric. Ultimately, it will be reliability that limits the scaling of interconnects for future nodes.

Discussion Groups—Chair: Yvonne Nelson, Qualcomm

Attendees will have a choice of four areas on Tuesday and Wednesday evenings. The specific topics to be discussed will be at the discretion of those participating in the group. Each group is assigned a pair of moderators who have extensive experience with the area and will help to guide the discussion. Everyone is encouraged to bring along data and/or ideas to share on topics that are of particular interest. As we get closer to the date of the workshop, we will be surveying registered attendees so that we may prepare relevant discussion outlines to be distributed at the camp. Please see http://www.iirw.org/05/DG.html for up to date details. This year’s discussion areas and moderators are:

1. Interconnect Reliability:
   John Euler (Qualitas) & Tim Sullivan (IBM Microelectronics)
2. NBTI:
   Jason Campbell (Penn St. Univ.) & Vincent Huard (Philips Semi.)
3. Gate Oxide / High-k Reliability:
   Guillaume Ribes (STM) and John Saehe (NIST)
4. Product/Circuit Reliability:
   Mark Porter (Medtronic) and t.b.a.

Special Interest Groups
Chair: Yvonne Nelson, Qualcomm

The SIG program at the Workshop has been very successful in fostering collaborative work on important reliability issues and we look forward to continuing growth and renewal. The formation of SIGs is encouraged as a natural extension of the Discussion Group sessions. For the latest information on SIGs, please see http://www.iirw.org/sig/2005SIG.html.

Refereed & Open Poster Sessions
(Monday, Tuesday, and Wednesday Evenings)
Chair: Patrick Lenahan, Penn State University

In addition to our refereed poster sessions featured below, all attendees have the opportunity to present a poster to communicate and discuss their ideas and newest results on technical projects or issues. Please indicate in the space provided on the registration form your intention to bring a poster. A poster display board (32” x 40” or 81 cm x 100 cm) will be reserved for you. Your work should be in landscape format on 8½ x 11” or A4 paper with a maximum of twelve pages. In addition, all open poster presenters are invited to submit a two-page abstract of your presentation for inclusion in the Workshop Final Report. See http://www.iirw.org/05/Poster.html for details and deadlines. Also feel free to bring last minute results, board space will be found for you.

IIRW 2005 Refereed Posters:
P1 Testing methodology for lifetime extrapolation of pzt capacitors—E. Bouyssou², S. Bruyère¹, G. Guégan¹, C. Anceau¹, A. Agostini¹, R. Jérissan¹, Université de Tours—LMP, STMicroelectronics
P2 Efficient FWR inline monitoring of hot carrier reliability by means of one simple, comprehensive parameter—R. Vollertsen, H. Nielen, Infineon Technologies
P3 An investigation on stacked NMOSET with different poly-gates bias conditions under ESD stress in 0.13µm CMOS tolerant I/O circuit—Y. Huang, G. Chen, United Microelectronics Corp.
P4 Impact of NBTI-driven parameter degradation on lifetime of a 90nm p-MOSFET—R. Wittmann¹, H. Puchner¹, L. Hinth¹, H. Cerie¹, A. Gehring¹, S. Selbherère¹, Technical University at Wien; “Cypress Semiconductor; AMD Saxony
P5 Hot carrier effect on CMOS class e power amplifiers—E. Xiao, UT Arlington
P7 Impact of device scaling on deep sub-micron transistor reliability - A study of reliability trends using SRAM—M. White¹, Z. Gur¹, M. Talmor², B. Huang¹, J. Qin¹, X. Li¹, X. Zhang¹, Y. Chen¹, D. Nguyen¹, J. Bernstein¹, JPL, University of Maryland
P8 Matching variation after HCI stress in advanced CMOS technology for analog applications—J. C. Lin¹, S.Y. Chen¹, H.W. Chen¹, H.C. Lin¹, Z.W. Jou², S. Chou¹, J. Koi¹, T.F. Lei¹, H.S. Haung¹, United Microelectronics Corp.; National Taipei University of Technology; National Chiao Tung University
P9 One time programming device yield study based on anti-fuse gate oxide breakdown on P-type and N-type substrates—N. Mathur, Y. Aih, I. Kouznetov, F. Jenne, J. Fulford, Cypress Semiconductor Inc.
P10 Length scaling effects on dual damascene copper interconnects electromigration—M.H. Lin¹, K.P. Chang¹, K.C. Su², UMC; T. Wang, National Chiao-Tung Univ.
P11 IREM usage in the detection of highly resistive failures on 65 nm products—I. Wan, D. Bockelman, Y. Xuan, S. Chen, Intel
P12 Predictive simulation to improve reliability of a snapback-based NMOS clamp—P. Gaitonde et al., Florida Institute of Technology
P13 An investigation on substrate current and hot carrier degradation at elevated temperatures for nMOSFETs of 0.13 µm technology—J. C. Lin et al, UMC
P15 First steps toward aging simulation of complex analog circuits with behavioural modeling—F. Marc¹, Y. Danto, Université Bordeaux
P16 Some applications of V bd  and Q bd  tests—J.T.C. Chen¹, T. Dimitrova¹, D. Dimitrov¹, M. P. Gaitonde, P. Y. J. Chiu², P. A. Theofanous, University of York

More Detailed Information
Web site: www.iirw.org. If you have additional questions, please contact me, the Technical Program Chair, John Conley or other committee contacts identified on the front of this announcement.

We look forward to seeing you at the Workshop!

Sincerely,

John F. Conley, Jr.
John F. Conley, Jr.
Technical Program Chair
ARRIVAL AT CONFERENCE CENTER (a.k.a. CAMP)

For those who are planning to attend the first tutorials, please plan to arrive after you have had your lunch. The Conference Center will not be prepared to serve you lunch. We will be ready to register you by 1:00 p.m. If you are coming later, we recommend you arrive before dark because the road from Route 89 is mostly one lane and winding.

TRANSPORTATION

The Stanford Sierra Conference Center is located at the far end of Fallen Leaf Lake, several miles from South Lake Tahoe. The nearest major airport is the Reno International Airport. Flight arrangements into Reno can be made through the IEEE Travel Services. Driving time from the Reno airport to the Stanford Sierra Conference Center is approximately two hours. Transportation is available from Reno International Airport to the South Lake Tahoe terminus at Horizons Casino via the South Tahoe Express. With a scheduled request, Stanford Sierra Conference Center will provide transportation from the Casino to the Conference Center.

TRAVEL ARRANGEMENTS AND DISCOUNTS

Special discounted airfares for IIRW are available through IEEE Travel Services. Discounts are available with American, Continental and United Airlines. If you are flying on another carrier, contact IEEE Global Travel Services to check for other discounts by calling 1-800-879-4333 (US and Canada) and 1-732-562-5387 (International) between the hours of 8:30 a.m. and 5:00 p.m. EST, Monday through Friday, or check http://www.ieeetravelonline.org and click on “Book a Flight.” This secure service internet travel sites. Customers receive extra benefits like: dedicated, IEEE Travel goes the extra miles for its customers - more than today’s no-service internet travel sites. Customers receive extra benefits like: dedicated, experienced travel counselors, 24-hour emergency service, automated fare quotes, and much more!

TRAVEL between RENO and SOUTH LAKE TAHOE

The South Tahoe Express runs a shuttle from Reno to South Lake Tahoe with departures from Reno on the hour from 10:00 a.m. to 7:00 p.m. and and the travel time is approximately 1½ hours. The shuttle costs $21 each way ($38 round trip) tickets can be purchased at the South Tahoe Express counter located in the baggage area in the Reno airport. Check http://www.southtahoeexpress.com to access the self serve ticketing system and verify schedules that are seasonal and subject to change or call 866-89-TAHOE or +1775 325-8944.

The South Tahoe Express shuttle leaves the Horizon Casino at South Lake Tahoe and returns to Reno on the following schedule: 3:37 a.m., 5:07, 7:37, 8:37, 10:37, 12:37, 1:37 p.m., 2:37, 3:37, 5:37, and 8:52 p.m. Tickets may be purchased at the main cashier’s cage in the Horizon Casino.

TRAVEL BETWEEN SOUTH LAKE TAHOE AND STANFORD SIERRA CONFERENCE CENTER

Stanford Sierra Conference Center offers courtesy transportation for conference attendees from the Horizon Casino between 12:30 p.m. and 11 p.m. on Registration Day (Monday, Oct. 17). Return trips to the Casino are offered on the last day of the conference only. If you are planning on using the South Tahoe Express, please notify Stanford Sierra Conference Center (530-541-1244) at least ONE WEEK prior to your arrival date. If you find yourself stranded, please call the Conference Center for any day before or after the workshop.

WHAT TO BRING

You are expected to come prepared to participate actively in the discussions and meetings by sharing your experiences, concerns, questions, views, technical information, and test data, as appropriate. Your active involvement in the formal, as well as in the informal meetings and activities, is the key ingredient for maximizing the value of the workshop for you and your fellow attendees. Enjoy IIRW!

ACCOMMODATIONS

The Stanford Sierra Conference Center provides an ideal setting for the workshop. The isolated location and the absence of distractions, such as in-room phones and television sets, encourages extensive interaction among the Workshop attendees. Clusters of 2 and 3 bedroom cabins are nestled throughout the pines and cedars along the shoreline of Fallen Leaf Lake. Please note that while each attendee is assigned a bedroom, bathroom facilities within each cabin are shared. Towels and soap are provided. All rooms have decks with magnificent views of Fallen Leaf Lake and surrounding Sierra peaks. Please be aware of the following items:

- All participants must stay at the camp during the workshop.
- We cannot accommodate spouses or any companions at the camp.
- Accommodations are not available at the Stanford Conference Center for any day before or after the workshop.
- Smoking is permitted outdoors only. Smoking is not permitted in the sleeping or meeting rooms.
- Arrangements can be made for those with special dietary or physical requirements. Please send your requirements with the registration or call 315-339-3968.
- A message board will be available for incoming calls: (530) 541-1244.
- There are pay telephones for outgoing calls and there are no telephones in the rooms.
- Please have lunch before you arrive at the Conference Center, there is no lunch available on Monday.

RESPONSIBILITIES OF ATTENDEES

You are expected to come prepared to participate actively in the discussions and meetings by sharing your experiences, concerns, questions, views, technical information, and test data, as appropriate. Your active involvement in the formal, as well as in the informal meetings and activities, is the key ingredient for maximizing the value of the workshop for you and your fellow attendees. Enjoy IIRW!

From the intersection of 99 & 50 Take 99 North (Emerald Bay Rd.) for 3 miles, Past Camp Richardson and just past the Camp Richardson turnout left onto Fallen Leaf Lake Rd. across from the sign that says "Tahoe Historic Site" (It is not overlook very well...if you go too far, you will end up at Emerald Bay...Turn around) There will be white signs with red letters "IIRW" to help. Stay on Fallen Leaf Road for ~0.5 miles (pass to the left). Past the turnoffs turn continue on the road for 1/4 mile and turn right over the paved bridge across from the film station. Just around the corner, you will see the "Stanford Sierra Camp" sign.